





Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, June 04, 2025	Sheet 1 of 1

SOC_PWR


Core Power



DDR Power




IO Power




12V DC Input





电源+网口



12V To 5V



Product Name:		Design by: Jili_ji	
RTS3917N_QFN88_Demoboard_V2_0		Check by: simon_li	
Page Name:		Rev: 2.0	
P01.System Power		Sheet 6 of 17	
Page Size: A3	Modify Date: Wednesday, June 04, 2025		




REALTEK Semiconductor Corp.

Product Name: RTS3917N_QFN88_Demoboard_V2_0		Design by: Jili_ji	
Page Name: P02.SOC PWR		Check by: simon_li	
Page Size: A3	Modify Date: Wednesday, June 04, 2025	Rev: 2.0	Sheet 7 of 17



Sensor Power
SC3335/SC401AI/SC501AI:
SVIO:1.8V
SVDDA:2.8V
SVDDC:1.2V

The top diagram illustrates the power supply for the SVIO pin. A DC_3V3 source is connected to the Vin pin (pin 1) of the TMI6030-18 LDO regulator (U16). The regulator's GND pin (pin 2) is connected to ground, and its EN pin (pin 3) is connected to GND. The VOUT pin (pin 5) provides the 1.8V SVIO output. Input capacitors C169 (100nF/10V/6003) and C168 (100nF/16V/0402) are connected to the Vin pin. Output capacitors C170 (100nF/6.3V/0402) and C171 (100nF/6.3V/0402) are connected to the VOUT pin.


The bottom diagram illustrates the power supply for the AVDD pin. A DC_3V3 source is connected to the Vin pin (pin 1) of the TMI6030-28 LDO regulator (U17). The regulator's GND pin (pin 2) is connected to ground, and its EN pin (pin 3) is connected to GND. The VOUT pin (pin 5) provides the 2.8V AVDD output. Input capacitors C174 (4.7uF/6.3V/0402) and C172 (100nF/6.3V/0402) are connected to the Vin pin. Output capacitors C173 (10uF/10V/0803) and C175 (100nF/6.3V/0402) are connected to the VOUT pin.



WS0N8/SOP8




MODE Select





GPIO4:GPIO5:GPIO6	Work Mode
3'b000	SPI-NOR-Boot-SWD
3'b100	SPI-NAND-Boot-SWD
3'b010	ROM Security boot
3'b110	ROM-DownLoad
3'b001	SPI-NOR
3'b101	SPI-NAND
3'b011	SPI-NOR-ROM-DEBUG
3'b111	SPI-NAND-ROM-DEBUG

25MHz X'tal




UART1 Debug Console

Debug UART




Product Name: RTS3917N_QFN88_Demoboard_V2_0	Design by: Jili_ji
Page Name: P04.System	Check by: simon_li
Page Size: A3	Modify Date: Tuesday, October 28, 2025
Rev: 2.0	Sheet: 9 of 17



LED-BORD



ALARM





报警输入



REALTEK Semiconductor Corp.

Product Name: RTS3917N_QFN88_Demoboard_V2_0		Design by: Jili_ji	
Page Name: P05.LED_BORD/ALARM		Check by: Simon_li	
Page Size: A3	Modify Date: Tuesday, October 28, 2025	Rev: 2.0	Sheet 10 of 17

SOC_Viedo

**EEPROM**

OFF PAGE

CIS_PWDN	↔ CIS_PWDN [3]	
CIS_RESET	↔ CIS_RESET [3]	
CIS_HCLK	↔ CIS_HCLK [3]	
CIS_SDA	↔ CIS_SDA [3]	
CIS_SCL	↔ CIS_SCL [3]	
D0_P	↔ D0_P [3]	GPIO/PWM0 ↔ GPIO/PWM0 [5]
D0_N	↔ D0_N [3]	
D1_P	↔ D1_P [3]	GPIO/PWM2 ↔ GPIO/PWM2 [5]
D1_N	↔ D1_N [3]	GPIO/PWM3 ↔ GPIO/PWM3 [5]
CK_P	↔ CK_P [3]	
CK_N	↔ CK_N [3]	



REALTEK *Semiconductor Corp.*

Product Name:
RTS3917N_QFN88_Demoboard_V2_0

Design by: Jill_ji

Page Name:
P06.System/Video


Check by: simon_li

Page Size: A3

3 | **Modify Date:** Tuesday, October 28, 2025

Rev. 2.0


Sheet: 11 of 17



OFF PAGE

MIC_IN_L	>>>MIC_IN_L [13]	USB_DEV_VBUS/GPIO	>>>USB_DEV_VBUS/GPIO [16]
MIC_IN_R	>>>MIC_IN_R [13]	Moto_1	>>>Moto_1 5
AC_LINE_OUT	>>>AC_LINE_OUT [14]	Moto_2	>>>Moto_2 5
		USB_DEV_DM	>>>USB_DEV_DM [5]
		USB_DEV_DP	>>>USB_DEV_DP [5]
		WIFI_EN	>>>WIFI_EN 5

MIC






OFF PAGE

MIC_IN_L → MIC_IN_L [12]

Speaker

当用外置功放的时候，GPIO5输出高电平，关闭U33功放IC



Product Name:		Design by: Jili_ji	
RTS3917N_QFN88_Demoboard_V2_0		Check by: simon_li	
Page Name:		Rev: 2.0	
P08.MIC/Speaker		Sheet 13 of 17	
Page Size: A3	Modify Date: Wednesday, June 04, 2025	Rev: 2.0	Sheet 13 of 17